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Abstract. Efficient simulation of probabilistic memristors
and their networks requires novel modeling approaches. One
major departure from the conventional memristor modeling
is based on amaster equation for the occupation probabilities
of network states [arXiv:2003.11011 (2020)]. In the present
article, we show how to implement such master equations in
SPICE – a general-purpose circuit simulation program. In
the case studies, we simulate the dynamics of ac-driven prob-
abilistic binary and multi-state memristors, and dc-driven
networks of probabilistic binary and multi-state memristors.
Our SPICE results are in perfect agreement with known an-
alytical solutions. Examples of LTspice codes are included.
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1. Introduction
SPICE simulation [1,2] is a powerful tool in the hands of
an electrical engineer. In the last decade significant progress
has been made in developing SPICE models of memristive
devices [3–14], as well as memcapacitive and meminduc-
tive elements [9, 15]. The common feature of these previous
approaches is the use of differential equations to describe
the deterministic evolution of internal state(s) of memory
devices [16, 17].
However, there is a strong indication that the deter-
ministic description fails when applied at least to certain
realizations of resistors with memory [18–20]. In particular,
it was shown experimentally that when a constant voltage
is applied to such devices, their state changes in a step-like
fashion at random times. In one group of devices, a Pois-
son distribution of switching times was observed [18–20].
Furthermore, another group of devices is characterized by
a log-normal distribution [21]. Several theoretical models
were pushed forward to account for the randmoness in the
memristor switching [22, 23].
The dynamics of networks with discrete-state memris-
tors can be imagined as a sequence of transitions between
network states. Recently, we have introduced a master equa-
tion approach for the occupation probabilities of the network
states [24] that can be used to describe circuits that include
binary and multi-state memristors, resistors, voltage and cur-
rent sources, and possibly some other components 1. In
this previous work [24], the solution of the master equation
was found analytically for networks of N in-series/in-parallel
connected binary memristors driven by a constant voltage
source. It has been demonstrated in Ref. [24] that the master
equation solution allows to calculate many quantities of in-
terest including various mean switching times, mean current,
resistance, etc.
There are two major advantages of the master equa-
tion compared to stochastic/Monte Carlo simulations: i) in
principle, the master equation can be solved analytically (see
Ref. [24] for examples), and ii) using the master equation,
many network characteristics can be found in a single calcula-
tionwithout the need for averaging. In the case of symmetries
in the circuit, the additional benefit of the master equation is
its compactness. This means that a single degree of freedom
is required to describe equivalent circuit configurations.
In this article (which is our second work in a series ded-
icated to probabilistic memristive networks), we introduce
a methodology to simulate the probabilistic memristive net-
works in SPICE. The paper is organized as follows. We start
with an overview of the master equation in relation to bi-
nary and multi-state probabilistic memristor networks. This
is followed by a description of the SPICE implementation
scheme supplemented by several examples. In particular, we
consider individual probabilistic binary and tri-state mem-
ristors driven by ac-voltage, and dc-driven networks thereof.
LTspice codes for some of our examples are provided in the
Appendix.
The approach presented in this work is relatively gen-
eral and can be used to model networks combining resistors,
probabilistic memristors, constant and time-dependent volt-
age and current sources. The application of the master equa-
tion to probabilisticmemristor networks is a paradigm change
in the probabilistic memristor modeling, and its SPICE im-
1A generalized approach is needed for circuits combining probabilistic memristors and capacitors/inductors.
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plementation makes it affordable to students and researchers
working in the field.
2. Probabilistic memristors and mas-
ter equation
2.1 Binary memristors
Binary memristors are characterized by two resistance
states, Ron and Rof f (with Ron < Rof f ) corresponding to
the states 1 (on) and 0 (off). The switching between these
states is defined by a probabilistic lawwith voltage-dependent
switching rates (inverses of the mean switching times) given
by [18–20]
γ0→1(V) =
{ (
τ01e−V/V01
)−1
, V > 0
0 otherwise
, (1)
γ1→0(V) =
{ (
τ10e−|V |/V10
)−1
, V < 0
0 otherwise
. (2)
Here, τ01(10) and V01(10) are constants and V is the voltage
across the device. For a memristor in state 0, the proba-
bility to switch to state 1 within small time interval ∆t is
γ0→1(V)∆t. The probability of swithching from 1 to 0 is
defined similarly.
The master equation is written with regard to the occu-
pation probabilities of network states. The network state is
defined by a specific combination of the off- and on-states of
memristors. For a system containing N binary memristors,
there exists 2N such states. The network evolution consists
of a chain of consecutive switchings of memristors (simul-
taneous switchings can be neglected). On average, such a
process is described by the master equation with form
dpΘ(t)
dt
=
N∑
m=1
(
γmΘm pΘm (t) − γmΘ pΘ(t)
)
, (3)
where pΘ(t) is the occupation probability of state Θ, Θm is
the network state obtained from Θ by flipping the state of
m-th memristor, γm
Θ
is the switching rate for m-th memristor
in the configuration Θ, and γm
Θm
is defined similarly. The
switching rate γm
Θ
equals the switching probability (Eqs. (1)
or (2)) for m-th memristor in the state Θ.
To demonstrate Eq. (3), consider two in-series con-
nected identical memristors subjected to a voltage waveform
Va(t). There are 4 possible network states that we denote as
00, 01, 10, and 11. In 00, both memristors are in the off-state,
in 01, the first is in the off-, while the second is in the on-state,
etc. Eq. (3) has the form
(a)
0
1
2
(b)
00
11
01 10
02 20
12 21
22
Fig. 1. Transition scheme for (a) single three-state memristor,
and (b) network of two three-state memristors.
dp00(t)
dt
= γ101p01 + γ
2
10p10 − 2γ100p00, (4)
dp01(t)
dt
= γ100p00 + γ
2
11p11 − γ201p01 − γ101p01, (5)
dp10(t)
dt
= γ200p00 + γ
1
11p11 − γ110p10 − γ210p10, (6)
dp11(t)
dt
= γ201p01 + γ
1
10p10 − 2γ211p11. (7)
The similarity of memristors is taken into account by re-
lations like γ100 = γ
2
00, γ
2
01 = γ
1
10, p01(t) = p10(t), etc.
Therefore, Eqs. (5) and (6) are the same and the total number
of equations that need to be solved reduces by one. In our no-
tation, γ100 describes the switching rate from state 00 with the
flipping of the 1-st memristor. The corresponding switching
rate is given by Eq. (1) with V = Va(t)/2, etc. Importantly,
the computation of the switching rate involves the voltage
across the switching memristor in the given configuration at
the time moment t.
2.2 Multi-state memristors
It is assumed that in a K-state memristor the switching
between its boundary states (Ron and Rof f ) occurs consec-
utively through K − 2 intermediate resistance states. The
master equation (3) preserves its form for multi-state mem-
ristor networks, but the network configuration space becomes
more complex. Now the indices i, j, k, and so on, in the set
Θ = (. . . k ji) denoting the states of the first memristor, the
second one, and so on, in the network can have more than two
values. Generally, this leads to the exponential growth of the
number of network states and, correspondingly, the number
of independent equations for occupation probabilities pΘ(t)
when N , the number of memristors, increases. Luckily, the
number of nonzero switching rates γ, corresponding to the
nonzero terms in the right hand side of the master equation
(3) for a given network configuration Θ, does not typically
grow as fast.
In order to account for potential change in parameter val-
ues between resistance states, Eq. (1) and Eq. (2) aremodified
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(a)
Va (t)
M1
GND
(b)
B1 B2C1
1
C2
1
V1 R2
1k10k
R1 R3
1k
B3
p1p0
VIVaVa Va
.param tau01=3E5 V01=.05
.tran 0 .1 0.05 10E-7
.FUNC gm(x,y,z){1/(x*exp(-z/y))}
.param tau10=3E5 V10=.05
and More\Memristor probabilistic______________________________\article 2 SPICE\codes_final\N1Switchin
(c)
- 1 . 0 - 0 . 5 0 . 0 0 . 5 1 . 0- 1 . 0
- 0 . 5
0 . 0
0 . 5
1 . 0
Mea
n cu
rren
t (m
A)
V o l t a g e  ( V )
 5 0  H z 2 0 0  H z 1 0 0 0  H z
Fig. 2. Ac-driven probabilistic binary memristor: (a) simulated circuit, (b) schematics of SPICE model, and (c) example of current-voltage curves
found with SPICE simulations. The listing of SPICE model is given in Table A.1.
(a)
Va
M1
M5
GND (b)
B1 B2 B3 B4 B5
1
C1
1
C2
1
C3
1
C4
1
C5 B6
1
C6
R1
10k
R2
10k
R6
1k
R7
10k
R11
1k
R12
1k
R16
1k
R17
1k
R21
1k
R22
1k
R3
10k
R4
10k
R5
10k
R8
10k
R9
10k
R10
10k
R13
10k
R14
10k
R15
10k
R18
1k
R19
10k
R20
10k
R23
1k
R24
1k
R25
10k
B7 R31
1k
R26
1k
R27
1k
R28
1k
R29
1k
R30
1k
V1
5
B8
1
C7
p0 p1 p2 p3 p4 p5
Va Va VaVa
Va
Va
VI
Vt
Va
.tran 0 .002 0 1E-7
.func gm(x,y,z){1/(x*exp(-z/y))}
.param tau01=3E5 V01=.05
.param tau10=3E5 V10=.05
tors and More\Memristor probabilistic______________________________\article 2 SPICE\codes_final\N5Swit
Fig. 3. Dc-driven network of five probabilistic binary memristors: (a) simulated circuit, (b) schematics of SPICE model.
to
γi→j(V) =
{ (
τi je−V/Vi j
)−1
, V > 0, j = i + 1
0 otherwise
, (8)
γj→i(V) =
{ (
τjie−|V |/Vj i
)−1
, V < 0, j = i + 1
0 otherwise
. (9)
with τi j(ji) andVi j(ji) being the constant values describing the
resistance switching from i( j)-th to j(i)-th memristor state,
and i changes from 0 to K − 1.
It is convenient to represent the interdependencies be-
tween different occupation probabilities in the master equa-
tion using transition schemes. As an example, Figure (1)
shows the transition schemes for a single three-state memris-
tor (a) and two such memristors connected into network. An
important feature of these schemes is the sequential change
in the state of multi-state memristors that approximates the
sequential growth of filaments in physical devices. Addi-
tionally, we emphasize that the transition schemes in general
do not depend on the specific connections of memristors in
the network. Such information is contained in the transition
rates. In practice some of the transitions may be almost or
entirely forbidden. For instance, when a positive voltage is
applied to memristor described by Eqs. (1) and (2), the tran-
sition 1→ 0 is forbidden as it occurs at negative voltages. If
one neglects low rate and/or forbidder transitions, we obtain
the reduced transition scheme, which simplifies the solution
of the master equation (3) (see Ref. [24] for some examples).
3. SPICE modeling approach
Let M be the number of non-equivalent equations for
the occupation probabilites (like the set of Eqs. (4), (5), and
(7)). The supremum of M is KN , where K is the number
of memristor states, and N is the number of memristors in
the network. However, in practical cases M can be much
smaller than KN . For instance, if there are N binary (K = 2)
identical memristors connected in series, M = K + 1 (see
Ref. [24]).
In the SPICE environment, we model each differential
equation (such as Eq. (4)) by a 1 Farad capacitor charged by
a voltage-controlled current source. The occupation proba-
bilities are represented by capacitor voltages. Each source
current depends on the voltage across some of the capaci-
tors which forms the right-hand side of the master equation.
These circuits are shown in the top rows of SPICE models in
Figs. 2, 3, 5 and 6.
To account for the voltage-dependent switching rates
(Eqs. (1)-(2)), M copies of the network with memristors in
non-equivalent combinations of states are utilized. These
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circuits (shown in the bottom row in Figs. 2, 3, 5 and 6) are
connected to the input voltage. The voltages across mem-
ristors in these circuits are utilized to calculate the transition
rates between the states.
To calculate the mean current, we use a voltage-
controlled current source connected by a resistor to ground to
provide a current path. For instance, in the case of in-series
connected binary memristors, the current source output is
defined by
〈I〉 (t) ≡
N∑
m=0
(
N
m
)
Im(t)pm(t), (10)
where the number of states with the same number of mem-
ristors in the on-state is taken into account by the binomial
coefficients
(
N
m
)
, and Im(t) is the current through the net-
work with m memristors in the on-state. The switching time
(or any other integral) can be evaluated numerically with
a capacitor-voltage-controlled current source. Examples of
such calculations can be found below.
4. Simulation examples
4.1 AC-driven binary memristor
In this simulation, a single binary memristor driven by
an ac source is considered as seen in Fig. 2(a). Fig. 2(b)
contains the schematic for the SPICE implementation and
the corresponding SPICE code can be found in appendix
A.1. The memristor has two possible states, Ron and Rof f ,
with resistance values of 1k and 10k Ohms respectively. We
used the model parameter values τ01 = τ10 = 3 · 105 s and
V01 = V10 = 0.05 V. The ac source,Va(t), has a peak voltage
of 1V and is driven at various frequencies. The memristor
is initialized in the off-state and will continue switching
between the resistance states until the simulation has ended.
The current is calculated using B4 and R4 components in
Fig. 2(b). The current-voltage curves generated through
SPICE simulation can be seen in Fig. 2(c) and they show
the frequency behavior typical to deterministic memristive
devices [16, 17]. We verified that Fig. 2(b) SPICE model
reproduces some previous results found throughMonte Carlo
simulations [24].
4.2 DC-driven binary memristor network
For this next simulation, we consider a network of bi-
nary memristors connected in-series as shown in Fig. 3(a).
The network is composed of five memristors driven by a dc
source with a voltage of 5V. Fig. 3(b) contains the schematic
for the SPICE implementation. Each memristor is identical
to one another, meaning the model parameters and the two
states are equivalent frommemristor tomemristor. Themem-
ristors have two possible states, Ron and Rof f , with resistance
values of 1k and 10k Ohms respectively. We used the model
parameter values τ01 = τ10 = 3·105 s andV01 = V10 = 0.05V.
0 . 0 0 . 2 0 . 4 0 . 6 0 . 8 1 . 0
0 . 0
0 . 2
0 . 4
0 . 6
0 . 8
1 . 0
0
2 0 0
4 0 0
6 0 0
8 0 0
1 0 0 0
Vol
tage
 (µV
)
Mea
n cu
rren
t (m
A)
T i m e  ( m s )
 I ( R 3 1 ) V ( V t )
Fig. 4. Current as a function of time (black solid line), and calcu-
lation of the network switching time (red dashed line) in
the dc-driven network of five probabilistic binary mem-
ristors.
Each memristor starts in the off-state and as time progresses
each will switch to the on-state. When a memristor switches
to the on-state, the drop in resistance causes an increase in the
voltage across the off-state memristors increasing the proba-
bility of switching for the off-state memristor.
According to the analytical theory [24], the network
mean switching time can be calculated as
〈TN 〉 =
N−1∑
j=0
1
(N − j)γj . (11)
For the parameters of simulations in Figs. 3 and 4, the above
equation gives 〈T5〉 = 126 µs. Numerically, the same quan-
tity can be evaluated using the following integral
∞∫
0
t5γ501111p01111(t)dt. (12)
Technically, the integration is done by the components B8
and C7 in Fig. 3, so that the averaged switching time corre-
sponds to the saturation limit of V(Vt) curve in Fig. 4. We
emphasize that the analytical and numerical (SPICE) values
for 〈T5〉 are in full agreement.
4.3 Multi-state memristors
The first multi-state simulation considered is a single
tri-state memristor driven by an ac source. The ac source has
a peak voltage of 1.5 V and is driven at various frequencies.
Fig. 5(a) contains the schematic for the SPICE implemen-
tation and the corresponding SPICE code can be found in
appendix A.2. The memristor now has three possible states,
off-, intermediate, and on-state. To account for the added
resistance state, a new copy of the memristor network is nec-
essarily added to the SPICE implementation. These states
have resistance values of 10k, 3k, and 1k Ohm respectively.
The model parameters, τi j and Vi j , are as specified in the
SPICE model schematics (Fig 5(a)). The memristor is ini-
tialized in the off-state and will continue switching between
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(a)
R1
10k
R2
3k
B4R3
1k
R4
1k
C1
1
C2
1
C3
1
SINE(0 1.5 200)
V1
B1 B2 B3
p0 p1 p2
VI
Va
Va Va Va
.tran 0 .1 .09 1E-7
.func gm(x,y,z){1/(x*exp(-z/y))}
.param tau01=3E5 V01=.05
.param tau12=3E5 V12=.07
.param tau10=3E5 V10=.05
.param tau21=3E5 V21=.07
d More\Memristor probabilistic______________________________\article 2 SPICE\codes_final\N1_3Step_ful
(b)
- 1 . 5 - 1 . 0 - 0 . 5 0 . 0 0 . 5 1 . 0 1 . 5- 1 . 5
- 1 . 0
- 0 . 5
0 . 0
0 . 5
1 . 0
1 . 5
Mea
n cu
rren
t (m
A)
V o l t a g e  ( V )
 5 0  H z 5 0 0  H z 5 0 0 0  H z
Fig. 5. Ac-driven probabilistic three-state memristor: (a) schematics of SPICE model, and (c) example of current-voltage curves found with
SPICE simulations. The listing of SPICE model is given in Table A.2. The simulated circuit is the same as in Fig. 2(a) with the difference
of different memristor type used.
(a)
Va
M1
M2
GND (b)
R1
10k
R3
3k B4
R5
1k R13
1k
C1
1
C2
1
C3
1
1.5
V1
B1 B2 B3
R2
10k
R4
10k
R6
10k
C4
1
C5
1
C6
1
B5 B6 B7
R7
3k
R9
1k
R11
1k
R8
3k
R10
3k
R12
1k
p01 p02
VI
Va
Va Va Va
p11 p12 p22
Va Va Va
p00 .tran 0 .002 0 1E-7
.func gm(x,y,z){1/(x*exp(-z/y))}
.param tau01=3E5 V01=.05
.param tau12=3E5 V12=.07
.param tau10=3E5 V10=.05
.param tau21=3E5 V21=.07
d More\Memristor probabilistic______________________________\article 2 SPICE\codes_final\N2_3Step_ful
(c)
1 E - 1 1 1 E - 9 1 E - 7 1 E - 5 1 E - 3
0 . 0
0 . 2
0 . 4
0 . 6
0 . 8
1 . 0
Pro
bab
ility
T i m e  ( s )
 V ( p 0 0 ) V ( p 0 1 ) V ( p 0 2 ) V ( p 1 1 ) V ( p 1 2 ) V ( p 2 2 )
(d)
1 E - 1 1 1 E - 9 1 E - 7 1 E - 5 1 E - 30 . 0
0 . 2
0 . 4
0 . 6
0 . 8
Mea
n cu
rren
t (m
A)
T i m e  ( s )
Fig. 6. Dc-driven network of two three-state memristors: (a) simulated circuit, (b) schematics of SPICE model, (c) time-evolution of occupation
probabilities, and (d) current as a function of time.
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the resistance states until the simulation has ended. Fig. 5(b)
shows the current-voltage curves generated by this SPICE
simulation.
This next simulation is a network of two tri-state identi-
cal memristors driven by a 1.5V dc source shown in Fig. 6(a).
The resistance states and model parameters are identical to
the memristor used in the previous configuration. Fig. 6(b),
the SPICE schematic used for this simulation is shown. The
SPICE model is designed according to the transition scheme
in Fig. 1(b). The memristors are initialized in the off-state
and will switch to the intermediate state before switching to
the on-state during the simulation. The evolution of resis-
tance state probabilities for this network is shown in Fig. 6(c)
and the mean current as a function of time for this SPICE
simulation is shown in Fig. 6(d). The mean current increases
in two steps because of the different time scales for the 0→ 1
and 1→ 2 memristor switchings.
5. Summary
In summary, the use of the master equation in proba-
bilistic circuit modeling [24] offers significant benefits com-
pared to the routine Monte Carlo/stochastic simulations.
Many circuit characteristics can be found on average in a
single run and the master equation can be, in principle,
solved analytically, with several analytical solutions already
known [24]. In this work, we have shown how to implement
the master equation in SPICE. Our examples include simula-
tions of binary and multi-state probabilistic memristors and
their circuits subjected to ac- and dc-voltages. We expect that
our approach will be useful to a broad range of researchers
working in the area of emerging memory devices.
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Appendix A: SPICE code examples
B1 0 p0 I=-gm(tau01,V01,V(Va))*V(p0)*u(V(Va))+gm(tau10,V10,-V(Va))*V(p1)*u(-V(Va))
B2 0 p1 I=gm(tau01,V01,V(Va))*V(p0)**u(V(Va))-gm(tau10,V10,-V(Va))*V(p1)**u(-V(Va))
C1 p0 0 1 IC=1
C2 p1 0 1 IC=.0
R2 Va 0 1k
R1 Va 0 10k
R3 VI 0 1k
B3 0 VI I=I(R1)*V(p0)+I(R2)*V(p1)
V1 Va 0 SINE(0 1 200 0 0 0 0)
.FUNC gm(x,y,z)1/(x*exp(-z/y))
.param tau01=3E5 V01=.05
.param tau10=3E5 V10=.05
.tran 0 .1 0.05 10E-7
.backanno
.end
Table A.1. SPICE code for ac-driven probabilistic binary memristor.
B1 0 p0 I=(-gm(tau01,V01,V(Va))*V(p0))*u(V(Va))+(gm(tau10,V10,-V(Va))*V(p1))*u(-V(Va))
B20p1 I=(gm(tau01,V01,V(Va))*V(p0)-gm(tau12,V12,V(Va))*V(p1))*u(V(Va))+(gm(tau21,V21,-V(Va))*V(p2)-gm(tau10,V10,-
V(Va))*V(p1))*u(-V(Va))
B3 0 p2 I=(gm(tau12,V12,V(Va))*V(p1))*u(V(Va))+(-gm(tau21,V21,-V(Va))*V(p2))*u(-V(Va))
R1 Va 0 10k
R2 Va 0 3k
R3 Va 0 1k
R4 VI 0 1k
C1 p0 0 1 IC=1
C2 p1 0 1 IC=0
C3 p2 0 1 IC=0
B4 0 VI I=I(R1)*V(p0)+I(R2)*V(p1)+I(R3)*V(p2)
V1 Va 0 SINE(0 1.5 200)
.func gm(x,y,z)1/(x*exp(-z/y))
.param tau01=3E5 V01=.05
.param tau12=3E5 V12=.07
.param tau10=3E5 V10=.05
.param tau21=3E5 V21=.07
.tran 0 .1 .09 1E-7
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.backanno
.end
Table A.2. SPICE code for ac-driven probabilistic three-state memristor.
